

Efficient Multi-Standard Cognitive Radios on FPGAs

Thinh H. Pham*, Suhaib A. Fahmy*, Ian Vince McLoughlin†

*School of Computer Engineering

Nanyang Technological University, Singapore

Email: hung3@e.ntu.edu.sg

†School of Information Science and Technology

University of Science and Technology of China, Hefei, China

Abstract—Cognitive radios that support multiple standards and modify operation depending on environmental conditions are becoming more important as the demand for higher bandwidth and efficient spectrum use increases. Traditional implementations in custom ASICs cannot support such flexibility, with standards changing at a faster pace, while software baseband implementations fail to achieve the performance required. Hence, FPGAs offer an ideal platform bringing together flexibility, performance, and efficiency. This work explores the possible techniques for designing multi-standard radios on FPGAs, and explores how partial reconfiguration can be leveraged in a way that is amenable for domain experts with minimal FPGA knowledge.

I. INTRODUCTION

The spectral resource demands of wireless telecommunication systems continue to increase. Cognitive Radios (CRs), that are able to adapt to channel conditions ensuring effective spectrum usage, are an important technology for overcoming this. They are designed to transmit in currently unused spectrum without causing harmful interference to primary users (PUs) or incumbent users (IUs). Apart from the critical issues of spectrum sensing and band allocation, the lower priority of secondary users (SU) raises a challenge in term of transmission capability and quality of service in cognitive radios. When the spectrum allowed for a CR system is fully occupied by PUs and IUs, the transmission of CRs can be blocked. Multiple Standard Cognitive Radios (MSCRs) are able to operate in multiple frequency bands with different specified standards. MSCRs are hence a more flexible generalisation of CRs as they can operate across different bands and standards.

Most practical CRs are built using powerful general purpose processors to achieve flexibility through software, but they can still fail to offer the computational throughput required for advanced modulation and coding techniques and they often have high power consumption. GNU Radio [1] has been a widely used platform in academia. It is a software application that runs on a computer or an embedded ARM processor platform, e.g. on the Ettus USRP E100. Computational limitations mean that while it has been successful for investigating CR ideas, it is not feasible for implementing advanced embedded radios using complex algorithms. Other software based frameworks like Iris [2], have some limited support for FPGAs but suffer from poor bandwidth between software and hardware.

In an application area supporting multiple standards with fast moving standards, custom ASIC implementation is prohibitive. Delorme et al. [3] presented a heterogeneous reconfigurable hardware platform for Cognitive Radio. It can adapt its hardware structure to support standards like GSM, UMTS, wireless LAN. Most processing components run as embedded software on the nodes in a network-on-chip, while the channel coder and the mapping of the RX chain are implemented inside an FPGA. Partial reconfiguration is used to switch the channel coder from one context to another depending on the SNR. A processor manages data movement between the different processors, the ASIC, and the FPGA. The need for a large data buffer and inefficient data transfer mechanisms lead to increased power consumption and reduced throughput.

Projects at Virginia Tech [4] have shown dynamically assembled radio structures on FPGAs, where the target radio system is defined at a high-level with datapaths connecting relatively large functional modules. The modules are wrapped, and each of them consists of a PR module with compiled partial bitstreams stored in a dynamic library. Using PR eliminates the need for run time compilation, but affords flexibility. A flexible radio controller can insert and remove compiled modules to adapt to current conditions.

Our proposed research focuses on designing the baseband for a MSCR system. This work explores the advantages of coupling PR and parameterised functional units to offer flexibility while minimising reconfiguration time. We aim to design a dynamically configurable radio that supports multiple real world standards and has an abstracted API for upper layers of the radio stack to be accessible to non FPGA designers.

II. CHALLENGES AND PROPOSED APPROACH

A feasible MSCR requires the ability to switch baseband processing from one standard to another. One way this can be done is for separate implementations of each standard to be implemented as partial bitstreams which are swapped at runtime. However, a large monolithic bitstream entails a long reconfiguration time. Our proposed approach uses a finer granularity. Each module in the processing chain is investigated and commonalities across standards are analysed. For modules requiring only minor modifications, parameterised versions are created. For those that require significant changes, PR can be

